FMC HDMI daughter card allows video interfacing up to 6Gbps
Download drivers for Pericom Serial Port Device chipsets (Windows 7 x64), or install DriverPack Solution software for automatic driver download and update. (Pericom Chip) PCI-1602UP and PCI-1604L these two devices only support up to Win8 but can use the same one driver install package. (Oxford Chip) For Legacy devices, the driver can only support up to win7. (Exar Chip) Support all OS listed above. Download Pericom PI7C9X7951 PCI Express UART Device (1 port) chipset drivers or install DriverPack Solution software for driver update. Download Pericom other device drivers or install DriverPack Solution software for driver scan and update. Download drivers for Pericom PCIe/PCI-UART Device chipsets (Windows 7 x64), or install DriverPack Solution software for automatic driver download and update.
- Supports up to 6Gbps
- Buffered I2C and CEC interface signals
- Used with the Bitec HDMI 2.0 IP Core
- Based on Pericom HDMI 2.0 re-driver device
- Compatible with the Intel Example designs
Out of stock
- Description
- Downloads
Description
- Based on Pericom re-driver device
- Support up to 6G data rates
- Provides DDC I2C buffering
- Provides CEC Digital Buffering
- Compatible with the Intel Example designs
The Bitec FMC HDMI Daughter card provides video interfacing up to 6Gbps. The board utilizes the Pericom HDMI 2.0 re-driver to ensure reliable signal integrity and FPGA protection. This revision of the board is compatible with the Altera example designs.
The board is designed to be used with the Bitec HDMI IP core . An on-board serial EEPROM is provided for HDCP key storage using the Bitec HDCP Key Management feature.
Built on a strong foundation in legacy PCI and PCI-X products, Diodes's PCIe Packet switches enable signal quality, system performance, flexibility, reliability, system timing, EMI, express cable, and much more.
Features such as low-latency, low-power fully compliant to PCIe Specification 2.1 and 1.1, all enable high-speed serial point-to-point connections between multiple I/O devices and a root complex or microprocessor for optimized aggregation, fan-out or peer-to-peer communication of end-point traffic to the host. Ideal for industrial PC, networking, storage and both mobile and desktop computers.
Diodes also provides the first-ever automotive-qualified (AEC-Q100 Grade 3) PCIe packet switches in the market. These products are ideal for automotive infotainment, telematics, and Advanced Driver Assistance Systems (ADAS) applications.
Related Links
- Patch Program to Disable ACS P2P Request Redirect Function (Windows 32-bit File, Windows 64-bit File)
- Design Kit Version Reference List (PDF File)
- Perspective Blog:
In-Car Connectivity is Changing the Driving Experience for the Better
PCIe Switch Details
Key Features:
- Up to 5-ports, 8-lanes; most cost effective switch family in the market
- Supports isochronous data streaming: real-time/live video
- 8 traffic classes and 2 virtual channels per port
- Customer programmable switching and EEPROM configurable
- Customer programmable PHY and switching parameters (cut through or store/forward mode)
- Very low-power shut-off features
- Smallest package in industry (PI7C9X20404GP)
PCIe Switch FAQs
Yes, all Pericom's packet switches provide EEPROM/SMBus to change PHY parameters including Low Driver Current, High Drive Current, Driver Transmit Current, De-emphasis Transmit Equalization, Receive Termination Adjustment, Transmit Termination Adjustment and Receiver Equalization Level Control.
Only GreenPacket Family packet switches, PI7C9X20505GP, PI7C9X20508GP, provide strapping pin option to change PHY parameters to improve signal quality. The following strapping pins are available: HIDRV, LODRV, DTX[3:0], DEQ[3:0], RXEQCTL[1:0], RXTERMADJ[1:0] and TXTERMADJ[1:0].
Yes, Pericom Packet Switches support operation in asynchronous mode, in which the reference clock source of Pericom packet switch is different from that of the root complex. However, the deviation in the clock signals must be within +/- 300ppm.
Yes, Pericom's Packet Switches require the standard PCI-to-PCI Bridge device driver in order to work, which is built in most of the OS's. That is, most of the OS's automatically install the standard PCI-to-PCI Bridge device driver when a Pericom's packet switch is plugged in the system for first time.
'YES, please refer to the following application notes.
AN219 – GreenPacket PCI Express Packet Switch – Industrial Temperature Support 1.0
AN220 – PI7C9X20303SL-404SL Industrial Temperature Support
AN221 – PI7C9X20303ULA Industrial Temperature Support'
Yes. Please refer to the Application Note, 'AN227 – Product Compatibility List' for the complete list.
Yes, Design Kits for Packet Switches are available and include datasheet, product brief, reference schematics, software tools, demo board user manual, design guideline, IBIS file and related application notes. The design kits can be requested from your distributer or Pericom FAE.
Yes, power consumption information is included in the design kit.
GreenPacket Family (PI7C9X20505GP, PI7C9X20508GP) provides full support for hot plug functions, including Power Indicator, Attention Indicator, Attention Button, Presence Detected Changes, Slot Power Enable Power Fault. SlimPacket Family (PI7C9X20303SL, PI7C9X20404SL) and UltraLo Family PI7C9X20303UL only support Presence Detected Changes event. EEPROM or the strapping pins are used to enable the hot plug feature.
No, Pericom packet switch does not support SSC sources.
Pericom's packet switches can be configured by the configuration registers. There are three methods for this purpose: configuration read/write, SMBus, and EEPROM. Configuration read/write and SMBus can access configuration registers on-line. However, SMBus can only access these registers below 100H offset. Configuration read/write method is required if you intend to access registers above 100H offset. EEPROM can change the default values of certain configuration registers. EEPROM content is auto-loaded to packet switch when power-on.
Please refer to the application note, 'PCIe Packet Switch SMBus Programming Guild 0.1c' for detailed information. Please set SMBus address using GPIO[7:5]. Otherwise, SMBus may not work due to unknown SMBus address.
The pin is name 'MRL_PDCx' in GreenPacket Family packet switches and 'PRSNTx' in SlimPacket Family and UltraLo Family with the same function. MRL_PDCx/PRSNTx pin is used to indicate whether a device is present in the slot of downstream ports in express card interface implemention. When MRL_PDCx/PRSNTx is asserted high, it represents the device is present in the slot of downstream ports. Otherwise, it represents the absence of the device. If express card interface is not implemented, MRL_PDCx/PRSNTx should be connected to GND through a pull-down resistor.
The implementation of EEPROM depends on specific application. Normally, a packet switch is fully functional without EEPROM. However, in certain applications, EEPROM is needed to change certain default values of configuration registers. We recommend keeping the EEPROM footprint and circuitry just in case.
Not all obsolete parts will have a direct replacement. However, we recommended that you contact your regional sales office.
In order to meet the different application needs, the driving current and equalization of each transmitting channels can be adjusted individually using strapped pins (GreenPacket Family) and EEPROM (GreenPacket/SlimPacket/UltraLo Family). The driver current of each channel is set to 20mA in default mode without pins being strapped. To change the current value, the user can strap the pins/EEPROM either for nominal value (HIDRV, LODRV) or actual value (DTX [3:0]), which is a scaled multiple of Inom. The following tables illustrate the possible transmitted current values the chip provides.
It is most likely that the boot code of the embedded system does not initialize Pericom's packet switch. The packet switch needs to be initialized in order to work normally. The packet switch is initialized by BIOS on x 86 systems and by the boot code on embedded system.
The evaluation board of a Pericom's packet switch only provides the PCIe x1 slot on the downstream ports. Customers need an adapter they would like to plug in the express card or mini-pcie device. When the PRSNT# pin of the adapter is floating, the express card or mini-pcie card can not be detected.
There are several types of jitter, but the main ones are: cycle-to-cycle jitter, period jitter, half period jitter, and peak-to-peak jitter. Jitter terminology can be found in AB36: Jitter Measurement Techniques at Application Brief No. 36 or Application Note No. 27.
Surprise Hot Removal function allows unplugging of express card without prior notification. All Pericom's packet switches support this function. All downstream ports of SlimPacket Family and UltraLo Family packet switches support the surprise hot removal function. Only Port 1 and Port 2 of GreenPacket Family packet switches support this function. That is, only Port 1 and Port 2 of GreenPacket Family packet switches can implement the express card interface.
All Pericom's products that are not lead-free are composed of 85% Sn and 15% Pb. For lead-free products, they are composed of 100% matte Sn. Lead-free products are marked and ordered with the letter 'E' suffix at the end of the part number.
The reference clock DC specifications and AC timing requirements are shown in the table below. More details can be found in 'PCI Express Card Electromechanical Specification Revision 1.1', Chap 2.1.3.
FIT and MTBF data can be found at Pericom's Quality webpage.
Driver Download For Windows 10
Lead (Pb)-Free and Green information can be found on individual datasheets or Pb-Free & Green Page.
Pericom Driver Download Windows 10
The reference clock input pins connect to external 100MHz differential clock. The signal must match to LVPECL or HCSL spec. A 100nF capacitor should be placed between the clock source and the packet switch. The purpose of this capacitor is to achieve AC coupling. This AC Coupling ensures the Packet Switch is compatible with the differential clock signals regardless the type of the clock. The input clock signals must be delivered to the clock buffer cell through an AC-coupled interface so that only the AC information of the clock is received, converted, and buffered. Please refer to the application note, 'Express Interface AC-Coupling Application Note', in the design kit for more details.